This paper describes a highly accurate and e cient fault simulator for interconnect opens in combinational or full-scan digital CMOS circuits. The analog behavior of the wires with interconnect opens are modeled very e ciently in the vicinity of the defect in order to predict what logic levels the fanout gates will interpret, and whether a su cient IDDQ current will be owing inside the fanout gates. The fault simulation method is based on characterizing the standard cell library with SPICE; using transistor charge equations for the site of the open; using logic simulation for the rest of the circuit; taking four di erent factors that can a ect the voltage of an open into account; and considering the potential oscillation and sequential behavior of interconnect opens. The tool can simulate test vectors for both voltage and current measurements. Simulation results of ISCAS85 layouts using stuck-at and IDDQ test sets are presented.
Introduction
Breaks are a common type of defects that occur during an IC manufacturing process 1]. Breaks in a digital CMOS circuit fall into di erent categories depending on their location. A break can occur inside a CMOS cell a ecting transistor drain and source connections 2, 3, 4, 5] , disconnect a single transistor gate from its driver 6, 7] , or disconnect a set of logic-gate inputs from their drivers; thus causing these inputs to electrically oat. In order for a break to disconnect a set of logic-gate inputs from their drivers, the break must occur in the interconnect wiring. In today's CMOS ICs with up to ve metal layers, interconnect wiring is probably the most likely place for a break to occur. This is well supported by the critical area analysis by Xue, et al. 8] . Also, vias are especially susceptible to breaks 9] , and the number of vias exceeds the number of transistors in some microprocessor designs 10].
We call the fault created by a break in the interconnect wiring an interconnect open. In order to make our terminology more speci c, a break refers to a discontinuity caused by a manufacturing defect in the physical layout of a design, and an open refers to the corresponding discontinuity defect in the electrical circuit of that design. In this paper we describe a fault simulation algorithm for interconnect opens
Capacitances between the oating wire and its neighboring wires
We illustrate the types of wiring capacitances that contribute to the voltage of a oating wire with the help of Figure 1 . In this gure an example of an interconnect open is shown. C 5 denotes the total wiring capacitance from oating wire FW to the n-wells and to the V DD supply wires. C 6 is the total wiring capacitance from FW to the substrate and to the GND supply wires. C 3 and C 4 denote the wire-to-wire capacitances from FW to neighboring signal wires, which are created by metal tracks running next to, over, or under FW. The sizes of C 3 , C 4 , C 5 , and C 6 together with the voltages on signal lines S3 and S4 contribute to the determination of the voltage on FW. The meanings of V surf and C surf are discussed later.
One needs to know the exact location of an open in the interconnect in order to obtain the list and sizes of wiring capacitances to the corresponding oating wire. If an open is going to occur on a piece of straight metal track, we are not aware of any way of predicting where the open defect will land on this metal track. Besides, contacts are much more susceptible to opens than metal tracks are, according to the defect distribution statistics by Feltham and Maly 9] . Also, the increasing number of metal layers in IC processes tends to increase the number of vias per metal layer. In this work, each via, that produces a oating wire when broken, is considered to be a potential interconnect open defect site. The fault list for our simulator is produced by considering each such via.
Accuracy in wiring capacitance estimation is another important issue. There are two sources of inaccuracy for wiring capacitances: (1) computation of the capacitances from the layout, which is called capacitance extraction, and (2) manufacturing process variations.
In our experiments we used Magic for capacitance extraction, which can perform a 2-D (two-dimensional) extraction, based on the area and the perimeter of the overlap between two conducting surfaces. As an example for the inaccuracy of 2-D extraction, consider the capacitance between two parallel metal-2 wires A and B in Figure 2 . Both wires are 0.9 by 60.0 separated by 0.9 . Using a 3-D (three-dimensional) capacitance extraction program, called SPACE3D 14] , and wire height and silicon-dioxide thickness parameters for an HP 0.6 process, we obtained 3.45fF when there are no other wires in the surroundings, as shown in part (a) of Figure 2 . However, when there are many other metal-1 and metal-2 wires in the surroundings interfering with the electric eld lines between A and B as shown in part (b), the capacitance goes down to 2.87fF. Magic extracts 2.88fF for both cases, while the actual capacitance in part (a) is about 20% larger than the one in part (b). Our additional experiments with a metal-2 wire crossing a metal-1 wire at a right angle showed about 70% variation for the cross-over capacitance depending on the surrounding topology.
Variations in the thickness of the inter-metal dielectric and the thickness of the metal will cause variations in the actual wiring capacitances. Even though manufacturing techniques, such as CMP (chemical mechanical polishing), reduce these variations, they still need to be taken into account. Furthermore, the line width variation will cause signi cant capacitance variation since with high aspect ratios, the bulk of the capacitance will be to adjacent lines.
One way to deal with the variations in the wiring capacitances is to assume that the actual capacitance is within +/-x% of the extracted capacitance, where the value of x is determined by the type of extraction tool used and the manufacturing process. This way, our fault simulator uses a range for each wiring capacitance in order to compute a voltage range for a given open.
Transistor capacitances to the oating wire
These capacitances are in the cells driven by FW in Figure 1 . They are gate/drain, gate/source, and gate/bulk capacitances, which are connected to transistor terminals with dotted lines to emphasize that they are not additionally inserted, but they are part of any CMOS transistor. The bulk terminals of pand n-channel transistors are connected to V DD and GND, respectively. Values of transistor capacitances signi cantly vary depending on the transistor terminal voltages. For this reason, we use transistor gate charge equations expressed as functions of transistor terminal voltages 15, 2] and transistor geometry, rather than using xed worst case capacitance values to compute the charge stored on transistor gates. Even though transistor geometries can vary due to process variations causing some variation in transistor capacitances, theses capacitances are much less a ected by surrounding structures than wiring capacitances are, because gate-oxide thickness is on the order of 100A ( = 0.01 ) while metal wires are separated by about 1 or so in a 0.6 technology. In this paper, we do not use a value range for a transistor capacitance as we do for a wiring capacitance.
Trapped charge deposited on the oating wire
Experiments by Johnson 16] and Konuk and Ferguson 12] showed that the trapped charge deposited during fabrication can build up a voltage from -4.0V to 2.3V on oating gates with poly extensions, and -1.0V to 1.0V on oating gates connected to metal wires. We are not aware of any technique to predict the amount of trapped charge on a particular interconnect open. Therefore, our fault simulator makes no assumptions for the amount of the actual trapped charge. However, if the trapped charge is known to be within a range for any interconnect open, then this range can be given to our fault simulator as an input.
2.4
The RC interconnect behavior of the die surface Konuk and Ferguson 12] reported an experimental observation that the die surface acted as an RC interconnect, capacitively coupling the oating wire to almost all other signals in a chip. The die surface resistance for this phenomenon to occur is in the tera-Ohms range. When coupled with wiring capacitances in the femto-Farads range in a chip, a time constant of one second or less is produced. Therefore, C surf in Figure 1 might need to be taken into account when determining the voltage of FW by using a worst case value for the surface voltage V surf . C surf in Figure 1 denotes the capacitance between the oating wire and the die surface, and V surf denotes the voltage at the portion of the die surface right above the oating wire.
Processing the Standard-Cell Library
Before performing fault simulation on a particular standard-cell based design, the standard-cell library needs to be processed. We assume that each cell in the library is either a basic cell or is composed of basic cells, where we de ne a basic cell as a network of p-channel transistors and a complementary network of n-channel transistors, where each cell input drives the gates of one p-and one n-channel transistor, such as the AOI21 and INV cells in Figure 1 . All the MCNC 17] cells used in the ISCAS85 circuit layouts satisfy this condition.
Our fault simulator will require some modi cation in order to support non-basic cells.
During the library preprocessing, we rst determine the L0 th and L1 th values, which denote the maximum voltage that is still logic-0 and the minimum voltage that is still logic-1 for the cell library, respectively 2], which we computed as 1.05V and 1.90V for the MCNC library using HP 0.6 HSPICE 18] level-13 parameters (the BSIM model) from MOSIS 19] , and setting V DD to 3.3V.
We de ne a composite input or a c-input for a cell as either a single cell input or multiple input ports of the same cell tied together. V L0;g;ci denotes the voltage on the c-input ci of cell g such that the output of g is at L1 th, and is sensitized to ci. For instance; 1.302V on the a input of the 2-input NAND gate in the MCNC library creates 1.90V (the L1 th voltage) on the NAND gate's output when the b input is 3.3V.
Therefore, V L0 is 1.302V for the c-input consisting of only the a input of the NAND gate. Q L0;g;ci denotes the total electrical charge on the transistor gates that are driven by ci, when the voltage on ci is V L0;g;ci .
V L1;g;ci and Q L1;g;ci are similarly de ned.
Note that the voltage levels on other inputs of g can a ect the threshold values V L0;g;ci and V L1;g;ci in case of complex cells. For instance; the output of the OAI22 cell shown in Figure 5 will be sensitized to its b2 input when b1 = 0, a1 = 0, and a2 = 1. However, the output will still be sensitized to b2 even when a1 changes from 0 to 1. The di erence is that in the rst case there is only one current path, which goes through the nMOS transistor driven by a2. In the second case, when a1 becomes 1, there are two current paths going through the bottom two nMOS transistors. The V L0 and V L1 values will slightly change depending on which sensitization case is used. In our processing of the MCNC standard cell library, we used the sensitization conditions for each complex cell such that the V L0 values are minimized and the V L1 values are maximized.
For IDDQ testing 20] the traditional approach has been to determine a threshold current I DDQ;th such that a quiescent power supply current larger than I DDQ;th indicates a defective chip. As the number of transistors on a chip is increasing together with the increasing leakage current per transistor and its variation from die to die, it is becoming very di cult to nd a single IDDQ threshold that can di erentiate a defective chip from a defect-free one. One attempt to overcome this problem is the current signatures method 21]. In this method the di erence in the IDDQ currents between di erent IDDQ vectors is important rather than the magnitudes of the currents only. If a large step in IDDQ is observed with some of the vectors, that will be the indication of a defective chip. In the rest of this paper, I DDQ;th can be interpreted as the minimum amount of additional IDDQ current caused by an interconnect open such that this open will be detected by the particular IDDQ technique used, that is, either the single threshold method or the current signatures method.
Let V IDDQ0;g;ci denote the logic-0 voltage on c-input ci such that I DDQ;th ows through cell g. Let Q IDDQ0;g;ci denote the total electrical charge on the transistor gates that are driven by ci, when the voltage 
Charge on input a (C) V iddq1 on ci is V IDDQ0;g;ci , and I DDQ;th ows through g. V IDDQ1;g;ci and Q IDDQ1;g;ci are similarly de ned.
For every cell g and c-input ci in the library, V L0;g;ci , V L1;g;ci , V IDDQ0;g;ci , V IDDQ1;g;ci , Q L0;g;ci , Q L1;g;ci , Q IDDQ0;g;ci , and Q IDDQ1;g;ci are computed and recorded using HSPICE. In addition, the slope and the yintercept values for the straight line de ned by points (V IDDQ0;g;ci , Q IDDQ0;g;ci ) and (V L0;g;ci , Q L0;g;ci ) are recorded to be used for charge interpolation in our fault simulation algorithm. Similarly, the slope and the y-intercept for the straight line de ned by points (V L1;g;ci , Q L1;g;ci ) and (V IDDQ1;g;ci , Q IDDQ1;g;ci ) are recorded. For example; consider the HSPICE charge-voltage plot in Figure 3 for the a input of the 2-input NAND gate in the MCNC library using HP 0.6 process parameters. The V IDDQ0 , V L0 , V L1 , and V IDDQ1 points are marked using I DDQ;th = 50 A. 4 Fault Simulation Algorithm be within this range. In order to be able to give this range, the user will need to have some knowledge about the manufacturing process. If speci ed, in order to decide whether an open is detected or not this range will be compared against the trapped charge ranges computed by our program that are necessary for detection.
Detection of a defect can be accomplished by either voltage sensing or current sensing (IDDQ testing) or both. If voltage sensing is used when a test set is applied, then an interconnect open will be detected if it behaves like a stuck-at fault for at least one vector of the test set, which covers this stuck-at fault. If current sensing is used, then an interconnect open will be detected by a vector if at least one of the cells driven by the oating wire draws an IDDQ current larger than I DDQ;th . The following four subsections describe how the detection range for trapped charge is computed in cases of voltage sensing, current sensing, and both.
Voltage sensing (stuck-at detection)
For a given vector and a given logic value on oating wire FW, let us rst describe how we split a c-input of a cell driven by FW into sensitized and unsensitized parts. A sensitized c-input is formed by those input ports of a c-input, which drive those transistors through which an IDDQ current ows if the c-input voltage turns both p-and n-channel transistors on, while all other inputs of the cell are kept at V DD or GND voltage.
The remaining part of the c-input is called an unsensitized c-input. For a simple gate, such as a 2-input NAND gate, the c-input formed by tying its both input together is also a sensitized c-input, because if the voltage on this c-input can turn both p-and n-channel transistors on, then a static current will be owing through all its transistors. However, the c-input formed by only the a input of this NAND gate would also . In this gure oating wire FW is driving a c-input that is formed by tieing the a2 and b2 ports of an OAI22 gate. We denote this c-input as (a2, b2). In this case with a1 = 1 and b1 = 0, (b2) is the sensitized, and (a2) is the unsensitized c-input portions, because the p-and n-channel transistors driven by a2 will not have a static current through them when both are turned on. Actually, the n-channel transistor driven by a2
will have a tiny amount of current, but this is negligible because of the parallel by-pass n-channel transistor that is fully turned on by a1 = 1.
If an applied vector detects a stuck-at-0 or a stuck-at-1 fault on the oating wire FW, then the rst step to determine the trapped charge range for this vector to detect the open is to nd the maximum FW voltage that is still logic-0 in case of stuck-at-0, or the minimum FW voltage that is still logic-1 in case of stuck-at-1.
We assume the stuck-at-0 case for the rest of this subsection without loss of generality. We determine the vec applied to the circuit. Let us call this computed charge Q 0 . We defer the description of the charge computation to Section 4.4. Intuitively, if the actual trapped charge is smaller than Q 0 , then the FW voltage will be smaller than V L0;FW;vec , that is, the interconnect open will be detected as a stuck-at-0 fault by vec when the actual trapped charge is less than or equal to Q 0 . We will next show that this is not always true.
Let us consider the case where there is a non-inverting combinational path from FW to S3 through out1 or out2 in Figure 1 , and this path is sensitized by vector vec. Let Q s denote the sum of the charges on transistor gates driven by FW and the charge on the FW plate of capacitor C3. The solid line in Figure 6 shows a typical HSPICE plot of Q s versus V FW 23, 13], which we call the non-linear curve. The reason for the steep drop in Q s is as follows: When V FW is equal to V L0;FW;vec , a small increase in V FW will push it over to logic-1 state, which in turn will cause a GND to V DD transition on S3. This transition will push positive charge away from the FW plate of C3. The amount of this displaced charge is (V DD * C3) if we ignore the small increase in V FW . This is causing the drop in Figure 6 . From the law of charge conservation:
where C0 is the sum of capacitances from FW to the nodes at GND, and C1 is the sum of capacitances from FW to the nodes at V DD . Also, the voltages on these nodes are not dependent on V FW This straight line is called vector line by Konuk 13] , because the value of C1 can change with every vector applied to the circuit, which in turn changes the value of A, thus moving the straight line up or down. For a given open, a given vector, and a xed V surf value, vector lines 1, 2 and 3 in Figure 6 correspond to three di erent Q trapped values. The Q trapped for line 1 is smaller than the one for line 2, which is smaller than the one for line 3.
For a given V FW , the Q trapped computation in Section 4.4 e ectively nds the intersection between the non-linear curve and a vector line in Figure 6 . For instance, for V FW;0 , which is a logic-0 state, the computed Q trapped corresponds to the one for line 2, called Q 0 . Note that for V FW;1 , which is a logic-1 state, the non-linear curve intersects line 1, which is lower than line 2, thus has a smaller Q trapped value than line 2. This means that the oating wire can be at a logic-1 state with an actual trapped charge smaller than Q 0 . Only when the actual trapped charge is smaller than the one for line 1, the open is guaranteed to be at logic-0 state. Therefore, the goal is to nd the Q trapped value that corresponds to the vector line, which intersects the downward pointing elbow of the non-linear curve in Figure 6 .
To achieve this goal, we recompute Q trapped again by using V L0;FW;vec with vec applied to the circuit, but this time with logic-1 on FW propagated to all circuit nodes that are sensitized to FW. We call this computed charge Q 1 . Conceptually, we could use V FW;1 instead of V L0;FW;vec , but it is not feasible to compute the value of V FW;1 , and using V L0;FW;vec , which is expected to be close to V FW;1 , results in even a smaller trapped charge value.
Then, the maximum actual trapped charge with which vec is guaranteed to detect the open as a stuckat-0 fault is Q trapped;max;sa0 = min(Q 0 ; Q 1 ). In other words, the detection range for vector vec is (?1, Q trapped;max;sa0 ). The fact that a vector line can intersect the non-linear curve in Figure 6 at open not only depends on the present input vector but also on history. As described above, the Q trapped;max;sa0 value found corresponds to the vector line that intersects the downward pointing elbow of the non-linear curve in Figure 6 , which is line 1. If the actual trapped charge is below this value, then the corresponding vector line will also be below line 1, which will intersect the non-linear curve at only one point. This guarantees that the logic state of the open will be 0 irrespective of the past history; thus avoiding sequential behavior.
In addition to the sequential behavior, an interconnect open can also oscillate under certain conditions as explained in more detail in 23, 13] . Oscillation can occur due to capacitance from a signal S to the oating wire FW, such that there is an inverting combinational path from FW to S, and that path is enabled by the given vector. Consider the case when a 0-to-1 or a 1-to-0 transition on S causes the voltage of FW move such that the same logic transition happens on FW due to the mutual capacitance. This will in turn cause a transition on S because of the enabled inverting path; thus, oscillation.
In the computation of Q 0 above, logic values at all signal nodes are found by placing logic-0 on FW. Therefore, any node that has an enabled inverting path from FW to it, such as S, will have a logic-1 on it. A logic transition on such a node can only be a 1-to-0 transition, which will push the voltage on FW more towards GND because of the mutual capacitance, which is the opposite direction for an oscillation to occur. Therefore, the computation of Q 0 is such that oscillation will not occur. The same reasoning is valid for the computation of Q 1 , which is described earlier in this section. Thus, the computation of Q trapped;max;sa0 guarantees that oscillation will not occur if the actual trapped charge is below this value.
Current sensing (IDDQ detection)
First, we would like to demonstrate how a change in the logic value of the oating wire can change the set of sensitized c-inputs. When FW in Figure 7 is logic-1, the oating input of G3 is a sensitized c-input. However, it is an unsensitized c-input when FW is logic-0. The oating input of G1 is a sensitized c-input in both cases.
For IDDQ detection, we rst check whether the given vector vec and a logic-0 on FW create any sensitized c-input driven by FW. If so, we determine the minimum voltage on FW, V IDDQ0;FW;vec , such that an IDDQ that is larger than or equal to I DDQ;th still ows through a cell driven by FW. Note that V IDDQ0 is less than V L0 , and V IDDQ1 is greater than V L1 for a basic cell, as illustrated in Figure 3 Similarly, we compute Q trapped;max;IDDQ1 that corresponds to the maximum trapped charge with which vec can detect the open as an IDDQ fault. Note that if a sensitized c-input exists when FW is logic-0, a sensitized c-input must also exist when FW is logic-1, because there will be at least one cell driven by FW, whose other inputs do not have any combinational path to them starting from FW. Then, the IDDQ detection range for vec is (Q trapped;min;IDDQ0 , Q trapped;max;IDDQ1 ). Oscillation might occur within this detection range due to possible capacitance from a signal S to FW, such that there is an inverting combinational path from FW to S, and that path is enabled by the given vector. When oscillation occurs, the voltage of FW oscillates with a small amplitude, crossing the logic-0 and logic-1 threshold voltages of a fanout gate back and forth, as demonstrated in 23]. Since the logic threshold voltages will be inside the range de ned by the IDDQ threshold voltages, as illustrated in Figure 3 , signi cant amount of current will be drawn from the power supply. At least three CMOS stages are necessary for the inverting path from FW to S for an oscillation to occur, only one stage cannot oscillate. Therefore, there will be at least two more gates other than the fanout gate from FW, whose inputs will be oscillating. These gates will be drawing signi cant current, too. Therefore, we assume that even if oscillation occurs, it will be detected as an IDDQ fault.
Both voltage and current sensing
Due to usage of hardware IDDQ monitors 24, 25] , it is now feasible to use hundreds of IDDQ vectors on a tester. Therefore, while a stuck-at vector is applied to a circuit, its IDDQ might also be measured at the same time. In this case, either a voltage discrepancy or a high IDDQ will detect the defect. Again, we will describe the case for stuck-at-0 without loss of generality.
If a vector vec detects the stuck-at-0 fault on FW, then we determine the maximum voltage on FW, V IDDQ1;FW;vec , such that an IDDQ that is larger than or equal to I DDQ;th still ows through a cell driven by FW. We determine V IDDQ1;FW;vec as the maximum logic-1 IDDQ threshold voltage over all the sensitized c-inputs driven by FW. If the voltage on FW is smaller than or equal to V IDDQ1;FW;vec , then the open will be detected by vec as either a stuck-at-0 fault or an IDDQ fault. We compute the trapped charge on FW, that corresponds to V IDDQ1;FW;vec , as we will describe in Section 4.4. Let us call this computed charge Q trapped;max;IDDQ1 . Then, the detection range for vector vec is (?1, Q trapped;max;IDDQ1 ).
Unlike the "stuck-at detection only" case described in Section 4.1, an explicit check for sequential behavior is not needed here because of the following reasons: The rst observation we make is that V IDDQ1;FW;vec will be beyond the last drop in the non-linear curve going from left to right on the Q s -V FW plane. Since a drop in the non-linear curve occurs every time a logic-0 to logic-1 transition happens on a circuit node that has a capacitance to FW, as the voltage of FW increases, and V IDDQ1;FW;vec is larger than the maximum logic-1 threshold of any sensitized c-input driven by FW, there cannot be any drop in the non-linear curve beyond V IDDQ1;FW;vec . Let Line IDDQ1;FW;vec denote the vector line crossing the non-linear curve at V IDDQ1;FW;vec , as illustrated in Figure 8 for a non-linear curve that makes two drops. Then, any other vector line below Line IDDQ1;FW;vec will intersect the non-linear curve at points where V FW is less than V IDDQ1;FW;vec , and these voltage points correspond to either IDDQ detection or stuck-at-0 detection.
Charge computation
In this subsection we describe how to e ciently compute the total electrical charge on a oating wire FW created by an interconnect open, for a given voltage level V FW on the oating wire and a test vector vec applied to the circuit. The computed charge values are used to de ne the boundaries of the detection ranges for the trapped charge, as described by the preceding subsections.
The total charge on FW has two components: (i) the charge on the transistor gates driven by FW, denoted as Q gate , and (ii) the charge on FW due to the wiring capacitances between FW and other nodes (including the substrate and the die surface), denoted as Q wire . From the law of charge conservation, the For an unsensitized c-input ci, the charge on the gate of each transistor driven by ci is computed by using Equations 4 and 5, which are taken from Sheu, Hsu, and Ko 15] where the derivations of these equations are explained. Additionally, we included the sensitivity of model parameters to transistor lengths and widths. These equations are for an nMOS transistor. For a pMOS transistor, the right hand sides of Equations 4 and 5 need to be negated together with the V gb and V gs terms. If the die surface does not have a large enough resistivity, then the capacitance between FW and the surface needs to be considered, also. Given a voltage range V surf;min and V surf;max the die surface can acquire, the last term in Equation 6 is used for modeling the worst case e ect of the die surface. Again, either C FW surf;min or C FW surf;max is used for C FW surf , and either V surf;min or V surf;max is used for V surf depending on whether V FW is larger than V surf or not.
Transistor drain/source voltages need to be determined to decide whether a transistor driven by an unsensitized c-input is in subthreshold or triode region to compute its gate charge using Equation 4 or 5. Also, a oating wire will sometimes go over cells in a layout; thus, it will have capacitances to internal nodes of these cells, such as node n1 in Figure 5 . These internal nodes are also connected to transistor drain/source terminals, whose voltages are used in Equation 6 instead of GND and V DD voltages used for signal wires.
We use four voltage levels for an internal node, which are GND, V DD , max n, and min p, where max n is the maximum voltage an internal node in an n-network can achieve through a path to V DD , and min p is the minimum voltage an internal node in a p-network can achieve through a path to GND, as also used by 2] for network breaks.
The voltage of an internal node is determined as done in 2], details of which are not repeated here to save space. Brie y, sum-of-products Boolean expressions are used to specify the cell input conditions for each internal node to have a path to V DD or GND. These sum-of-products expressions are computed during our library processing step for each internal node in the library, but they are evaluated for every new vector during the fault simulation of an interconnect open.
Experiments and Results
We used the two metal layer channel routed layouts of the ISCAS85 circuits for our experiments. Since we consider each via (the contact between metal 1 and 2) as an interconnect open site, we process each layout with a program that is an extended version of Carafe 27] in order to analyze each via to nd out whether a oating wire is created if the via is broken. There are some redundant vias in the layouts, which do not create an open when broken. The program removes each via that can create a oating wire from the layout, and labels the wire pieces in a systematic fashion. Then, we run Magic using the HP 0.6 parameters in the technology le 8.2.8 from MOSIS to extract the capacitances from the layout.
We would like to emphasize that the main purpose of our results in this section is to demonstrate the functionality of our simulator, rather than coming up with conclusions that can be generalized to all VLSI circuits.
There is a metal-2 wire across the height of each MCNC cell used in the ISCAS85 layouts for every input port of the cell. A via connects this metal-2 wire to a small piece of metal-1, which is connected to poly that drives transistor gates. When this via is broken, the oating poly together with a small piece of metal-1 form a very short oating wire (s-F W), which have very small capacitances to neighboring nodes and to the die surface. The numbers of breaks corresponding to these vias are listed in the second column of Table 1 .
The remaining via-breaks are considered to create "long" oating wires (l-F W), and are listed in the third column. The IDDQ and stuck-at vectors are generated by Nemesis 28] . The IDDQ coverages in the fth column are based on the pseudo-stuck-at fault model. For a given manufactured die, the wiring capacitances are xed, even though their values may not be accurately known due to limitations of extraction tools and process variations. So, we decided to use the Magic extracted capacitance values as the real values, and assume that it is theoretically possible to modify the given circuit layout to exactly match these capacitance values, and the actual design is this modi ed layout. We also assumed that the die surface e ect of Section 2.4 does not apply. Table 2 SA vectors are good at detecting interconnect opens when the magnitude of the actual trapped charge is large, forcing the oating wire to behave as stuck-at-0 or stuck-at-1. In contrast, IDDQ vectors tend to detect opens when the trapped charge magnitude is small, resulting in oating wire voltages being pulled to 1 Note that excessive trapped charge may create a dangerous voltage level such that a gate-oxide punch through may occur, creating a gate-oxide short coupled with an interconnect open. We do not consider this case and leave it to future research. the vicinity of V DD /2 by wiring and transistor capacitances when the chip is powered up. This is why SA and IDDQ vectors together produce much better guaranteed coverages in columns 4 and 5, where detection is guaranteed no matter what the actual trapped charge is.
In all our experiments, the two IDDQ threshold voltages for each standard cell c-input were computed as described in Section 3, which correspond to 50 A of IDDQ current owing through the standard cell being processed. If I DDQ;th = 50 A additional current in either the single threshold or the current signatures 21]
IDDQ test technique, which is described in Section 3, does not provide enough resolution to di erentiate a defective chip, then I DDQ;th needs to be increased. Note that this will make the IDDQ detection range de ned by the two IDDQ threshold voltages for each c-input narrower, which will in turn reduce the e ectiveness of IDDQ vectors. If the initial voltage on a oating wire due to the trapped charge can be bounded, then the detection ranges our algorithm computes, as explained in Section 4, can be compared to the size of the total possible range to give a probabilistic range coverage number. Table 2 . Konuk and Ferguson 12] reported that trapped charge on oating metal wires connected to transistor gates can create voltages in the range between -1V to 1V, but 75% of the measurements were between -0.5V and 0.5V for a set of experimental chips fabricated with an HP 0.8 process. Therefore, assuming that the actual trapped charge voltages are bounded by -1.0V, 1.0V], we obtained the range coverage numbers in columns 6 and 7. Using the -0.5V, 0.5V] range decreased the coverage numbers, as we expected, because we used only the SA vectors, and SA vectors get worse in detection when the trapped charge magnitude gets smaller around 0V. Still, these range coverage numbers are much better than the guaranteed coverage numbers in columns 2 and 3.
In order to be certain of the coverage of a set of test vectors, one needs to take into account the variation in the capacitance values due to extraction tool inaccuracies and process variations, plus the e ect of the die surface. Assuming that the trapped charge voltage is bounded by -0.5V, 0.5V], and using either V DD or GND for the die surface voltage depending on which one being the worst case, we obtained the range coverage percentages in Table 2 : Via-break coverages assuming no surface e ect and using extracted capacitance values.
the actual value for a wiring capacitance is within the range from 0:7 C extracted to 1:3 C extracted .
Note that the coverage numbers in column 3 for l-FW opens is particularly low. The reason is the e ect of the die surface, because the same column in Table 4 has coverages that are about three times as large.
The only di erence in the preparation of Table 4 is that V surf is assumed to be bounded by 0.25V DD , 0.75V DD ] rather than 0V, V DD ]. The observation that the die surface has an extremely signi cant e ect on the coverage numbers for long wires is not surprising, because long oating wires are a ected by the die surface more than the short oating wires are. However, this result should not be generalized, because the ISCAS85 layouts use only 2 metal layers, whereas modern designs have up to 6 layers of metal, which can easily hide oating wires in layers 1 and 2 from the die surface.
Comparing column 3 to column 5 in Table 3 shows that decreasing the capacitance variation from 30% to 15% did not have a large e ect on the coverage numbers, at all.
Using IDDQ vectors in addition to SA vectors boosts the coverage numbers as listed in columns 6 through 9. The l-FW opens get the largest boost in coverage from adding the IDDQ vectors, which compensate the adverse e ect of the die surface on the l-FW opens. Decreasing the capacitance variation from 30% to 15% helps coverage about 12 percentage points as shown in columns 7 and 9. Again, this is a smaller e ect compared to the e ect of adding IDDQ vectors or reducing the voltage variation of the die surface. The s-FW opens achieve almost full coverage even with 30% capacitance variation as shown in column 6. Table 3 : Range coverages for trapped charge with surface voltage varying betweenV DD and GND Table 4 shows that the e ect of the die surface voltage is pretty signi cant on the coverage numbers. Again, we would like to emphasize that ISCAS85 layouts have only 2 metal layers, and this is an expected result for them. Designs with more metal layers will not be as sensitive to die surface voltage variation.
As described earlier, if the magnitude of the trapped charge range gets larger, then the coverage of this range by stuck-at vectors is expected to get better. We ran our simulator using the parameters for column 6 and 7 in Table 3 , but using the -1.0V, 1.0V] range for the trapped charge instead of the -0.5V, 0.5V] range.
The range coverage numbers for the l-FW opens increased between 4 and 9 percentage points, as expected. The range coverage numbers for the s-FW opens stayed almost the same, which were almost full coverage, anyway.
If the trapped charge bounds stay the same while the V DD voltage decreases, then the net e ect will be as if the V DD voltage stayed the same and the trapped charge bounds increased, which actually helps the trapped charge range coverage, as discussed above. Here we assume that the logic and IDDQ threshold voltages of the standard cells scale down at the same rate as the V DD voltage does. However, if the ratio of the distance between the logic-0 and logic-1 IDDQ threshold voltages to the V DD value decreases with decreasing V DD , then this will have a diminishing e ect on the range coverage of IDDQ vectors. Further experiments can be performed using our simulator using a process technology and a cell library that are designed for lower V DD to nd out how the coverage of IDDQ vectors will be a ected.
In case IDDQ vectors cannot be applied at high speed, the number of IDDQ vectors might be limited. In order to nd the impact of this at least on the ISCAS85 circuits, we used only 10% of the IDDQ vectors available for each circuit. For simplicity, we just picked the rst 10% from each IDDQ test set, rather than picking the 10% that will give the largest pseudo-stuck-at coverage. We used the stuck-at test sets unmodi ed. We obtained the results in Table 5 with V surf bounded by 0.25V DD , 0.75V DD ] and capacitance variation +/-30%. Interestingly, the range coverage numbers are pretty close to the ones in columns 6 and 7 of Table 4 , where full IDDQ and stuck-at tests were used. The second row in Table 5 shows the pseudostuck-at fault coverages of the IDDQ vectors used. They are pretty low compared to the ones from full IDDQ tests shown in the "IDDQ cov." column of Table 1 . Still, the range coverages are pretty high in Table 5 . There are two factors contributing to achieving high range coverage with IDDQ vectors that have low pseudo-stuck-at coverage.
First, an IDDQ vector that covers the pseudo-stuck-at-0 fault at input a of a basic cell, as de ned in Section 3, will cause high IDDQ current inside that cell if input a acquires a voltage between the IDDQ threshold voltages of a due to an interconnect open. An IDDQ vector that covers the pseudo-stuck-at-1 fault at a will be able to do the same. Therefore, one IDDQ vector that covers either the pseudo-stuck-at-0 or pseudo-stuck-at-1 can be su cient; covering both faults will not be necessary. Second, if a oating wire created by an interconnect open has a fanout of more than one, then an IDDQ vector that covers a pseudostuck-at fault at any of the fanout branches can create high IDDQ, and thus causes that open to be detected, even though none of the IDDQ vectors used cover a pseudo-stuck-at fault at other branches. Therefore, even a small set of IDDQ vectors can be very useful in achieving high coverage for interconnect-opens. c432 c499 c880 c1355 c1908 c2670 c3540 c5315 c6288 c7552 IDDQ cov. Table 5 : Range coverage percentages with stuck-at vectors and using only the rst 10% of the IDDQ vectors with V surf between 0.825V and 2.475V, and capacitance variation +/-30%
We used an HP-735 99MHz workstation with 180MB memory for our fault simulations. The maximum wall clock time in our experiments was 4 minutes 24 seconds for circuit c7552, which shows us promise for the feasibility of a fault simulator for real world chips.
